University of Surrey - Guildford
Registry
  
 

  
 
Registry > Module Catalogue
View Module List by A.O.U. and Level  Alphabetical Module Code List  Alphabetical Module Title List  Alphabetical Old Short Name List  View Menu 
2009/0 Module Catalogue
 Module Code: EEE3027 Module Title: DIGITAL DESIGN WITH VHDL
Module Provider: Electronic Engineering Short Name: EE3.DDV
Level: HE3 Module Co-ordinator: VLADIMIROVA T Dr (Elec Eng)
Number of credits: 15 Number of ECTS credits: 7.5
 
Module Availability
Autumn Semester
Assessment Pattern
Unit(s) of Assessment
Weighting Towards Module Mark( %)
Written examination
60%
Two design assignments involving VHDL coding and FPGA implementation, which are issued in weeks 2 and 6
40%
Module Overview

This module provides knowledge about advanced digital circuit design and the hardware description language VHDL. The practical part of the course is concerned with FPGA implementation using modern CAD tools.
Prerequisites/Co-requisites
Digital Engineering (EE2.dig)
Module Aims
  • Develop understanding of digital circuit design using the hardware description language VHDL.
  • Give insight into current approaches to application-specific integrated circuit implementation and typical design flows.
  • Bridge the gap between the circuit and system visions of CMOS digital design.
  • Provide hands-on design experience with the main stages of a typical ASIC/FPGA design flow.
Learning Outcomes
By the end of this module, students would be expected to:
  1. be familiar with principles of advanced digital circuit design;
  2. be aware of crucial real world VLSI system design issues such as signal integrity, power dissipation, interconnect, timing;
  3. be equipped with knowledge and skills allowing them to build FPGA designs using the hardware description language VHDL;
  4. be aware of state-of-the-art ASIC/FPGA design methodologies and CAD tools
Module Content
[1] Introduction. The evolution of VLSI circuits. The role of computer-aided design automation. 
[2-5] Hardware Description Languages. Basics of VHDL. Domains and levels of modelling. System specification: Design units. Signals. Behavioural Modelling. Structural Modelling. Hierarchical modelling concepts. Components of a simulation. Testing a design with a Testbench. Lexical elements. Operators. Syntax descriptions – EBNF. Types. Assignments. Processes. Configurations. VHDL synthesis. Examples of VHDL code. 
[6-7] Introduction to design assignment 1.
[8-13] Combinational logic design with VHDL. Decoders. Encoders. Three-state devices. multiplexers. Exclusive-OR gates and Parity Circuits. Comparators. Adders, Subtractors, and ALUs. Combinational multipliers. Examples. 
[14-19] Sequential-circuit design with VHDL. Latches and flip-flops. Clocked synchronous state-machine design. Feedback sequential-circuit design. Counters. Shift registers. Introduction to design assignment 2. 
[20] ASIC Design Methodologies and CAD Tools. Design automation and classes of design tools. Implementation approaches. Field-programmable gate arrays. Intellectual property cores. System-on-a-chip. Design synthesis and levels of abstraction.
[21] Timing issues in digital circuits. Synchronous design. Synchronous timing basics. Sources of skew and jitter. Clock-distribution techniques. Latch-based clocking. Self-timed circuit design.
[22-23] Tutorial problems.
[24] Revision lecture
 
Practical Work: The lecture course is accompanied by a set of laboratory exercises on digital design using the hardware description language VHDL. The laboratory work covers all stages of the FPGA design process and involves hands-on exposure to the CAD tools Active-HDL/ModelSim, XILINX ISE, Synplify and a prototyping board (containing a XILINX Spartan FPGA).
 

The practical component is used as a project-driven learning vehicle in the course. The students learn and discover new knowledge by carrying out design assignments. Being given the general principles of VHDL in lectures, they discover details about the language and the design tools through hands-on experience being guided by computer-aided learning materials, design tutorials and laboratory supervision.
Methods of Teaching/Learning
Lectures (24 hours) and laboratories
Selected Texts/Journals

Ashenden, P. The Student's Guide to VHDL,1998, Morgan Kaufman Publishers, ISBN 1-558-60520-7, A

Rabaey, J.M. Digital Integrated Circuits. A Design Perspective, 2003, 2nd edition Prentice Hall, ISBN 0-13-120764-4, A
Wakerly J.F., Digital Design Principles & Practices , 2006, 5th ed., Prentice Hall , ISBN 0-13-186389-4, A
Zwolinski, M. Digital System Design with VHDL, 2000, Prentice Hall, ISBN 0-201-36063-2, B

Smith, M.J.S. Application-Specific Integrated Circuits, 1997, Addison-Wesley, ISBN 0-201-50022-1, C
Last Updated

31 July 2009